A representative IAEES conceptual framework is elaborated on the precedent of the two future mission instruments' proposals and is analyzed as a reference scalable adaptive IAEES and its simulators.
INSTRUMENT SCALABLE AND ADAPTIVE ELECTRICAL AND ELECTRONICS SUBSYSTEM FRAMEWORK
While spacecraft avionics architecture state-of-the-art is mature and susceptible to standardization, present instruments are very different and the future spaceflight instrument electrical and electronics subsystem architecture candidates' commons are in embryonic state. The goal of this paper is to first delineate a representative framework at instrument proposal phase that would allow its future scalability and adaptability at implementation. There are different views where to begin. Given that the science problem statement had been formulated, we begin with toplevel requirements for two IAEES in recent instrument proposals -the WFIRST Imager pre-cursor DESTINY proposal and the proposal for the Mars-2020 or other planetary mission instrument called PING. This is followed by nominal and bottleneck operational concepts, life of a measurement exposure and its timing diagram slice and the IAEES framework in two styles -textual and pictureoriented with various levels of detail and abstraction. These constitute the elements of a proposal EE subsystem framework, allowing for its future implementation scalability and adaptability.
In this paper we are interested in a similar to spacecraft avionics standardization approach, but for the on-board instrument electrical and electronic subsystem. Here the variety of architectures and components far supersedes those of spacecraft avionic and we are compelled to delineate instrument IAEES common requirements and conceptual functionality first:
• The PING instrument science problem to solve is to facilitate Mars-2020 mission samples identification and selection for a future sample retrieval mission. This is done by using a neutron pulse generator (NPG) illuminating the marcian soil and return of a resulting Gamma Ray signal measured by the Gamma Ray Detector (GRD). The GRD together with on-board processing constitutes the Gamma Ray Spectrometer (GRS) that identifies the soil and its surrounding material's composition. PING is to fit into Curiosity's Rover DAN [4] instrument volumes on Mars-2020 Rover with comparable mass, power and cost.
•
We must begin with top-level science requirements while external space extreme requirements are well known. Here we begin with the PING science top-level requirements (Table 1) followed by
•
The instrument operational concept and
• Measurement exposure time diagram of a scientific phenomenon of interest. We define the PING Life Cycle of an Exposure in its few, but different modes of operation, from the IAEES point of view ( Figure 1 ). 5 or 32000 science mode measurement events per second or samples per second that is less than 50Kss. The Timing Diagram within an exposure may be a periodic function, like for PING with a period of a stimulus pulse P. The Timing Diagram shall depict one such period P within an exposure.
Life of an exposure and timing diagram for the science nominal active mode of operations
An observation, a space-time dependent measurement of phenomena of scientific interest ω ω, originates in the mind of a scientist and measured signal digital representation end on the scientist desk for analysis. The time dependent measurement ω comprises a specified by a scientist time interval τ during which the measurement(s) of the signal ω is conducted by detector(s). Detector can be passive or active. Passive detector is just "listening". Active detector, like radar, is probing and then listening to return signal of interest. Another example is a detector system that illuminates target with high-energy neutrons and "listens" to return gamma rays response ω. In active detectors the time of the activation beginning t 0 is the beginning of the exposure interval τ.
In any case, we have {ω t 0 τ} parameters and we are interested in a diagram depicting what happens within the time interval [t 0 , t 0 + τ] when the measurement sequence within an exposure is complete. The measurement sequence within τ can be elementarythe signal is accumulated (integrated) and a single measurement is performed at τ end or at t 0 + τ.
In a more complex case as is with the measurements of PING induced gamma rays, the measurement sequence is structured. Namely, many measurements are conducted in a predetermined time sequence within an exposure τ.
The At the end of the exposure the resulting digital data frame is transferred to the spacecraft. This frame is then downlinked to the Ground Station with its final destination to the instrument science team. This completes the life cycle of an exposure for remote sensing. The timing diagram can also be developed as text, explaining what is going on or as a graph.
If the science team does not provide the time sequence we can hypothesize our own sequence t 1, t 2, t 3, t 4 … t 64 point in time and complete the timing diagram using the Slice as a guiding example.
The timing diagram importance is paramount since it guides the evaluation of needed resources and design of the EE Subsystem. If not completed some surprises may remain hidden in the entire instrument resulting in schedule and cost overruns.
In conclusion, the timing diagrams is not much different from our daily routine of events we follow{wake up at 5 AM, shave, brush, coffee, carpool, meeting1, meeting2, meeting3, meeting4…meeting #k, report at 5 PM} -a 12-hour exposure. It is similar to a Thermal Test profile diagram. The Timing Diagram depicts a controlled science measurement concept.
3.1.1-Structure of PING Science Mode of Operations Exposure and Timing Diagram
The exposure comprises a sequence of PNG structured timed pulses (P) each 1ms long or 1KHz pulses. Within a 3-min exposure there are n=3 x 60 x 1KHz = 180KGz pulses P i where 1 <= i <= n [P 1 P 2 P 3 … P i … P n ] Within each pulse P i there is a period of the exposure timing diagram depicting the 64 histograms timing sequence t 1, t 2, t 3, t 4 … t 64 in relation to exposure each pulse P i beginning t 0 . An example of a time diagram slice is presented below in Figure 1 for the PING instrument. DESTINY's electronics are primarily tasked with the readout and control of two large arrays of large format detector assemblies in two focal planes and with pointing the boresight precisely and repeatable. These two focal planes, one for science and one for precision guiding, are passively-cooled and maintained at two different temperatures but share common optical and structural paths. The science array is sampled multiple times within an exposure. The electronics feature a fast readout and onboard processing using large external memories, followed by data compression, formatting and interface to the spacecraft solid-state recorder, C&DH and PDU.
Figure 1. Timing Diagram Slice

WFIRST PRECURSOR DESTINY STUDY ELECTRICAL AND ELECTRONICS EXTERNAL AND SCIENCE REQUIREMENTS
For the Destiny Electrical and Electronics (EE) Subsystem the principal challenge is the large number of science detector elements (32 2Kx2K sensors or 1.28·10 8 pixels) and the short time in which these elements must be read out on multiple 100 kHz channels and have their data processed and stored (<< 10 2 s). The fine guidance detector elements (8+8) 1Kx2K sensors or 3.2·10 7 pixels) must be read out at 2 Hz (6.4·10 7 pixels per second). These correspondingly require digitization at 16 bits and 12 bits, resulting in order of magnitude larger volumes of digital data bits to ingest and process science data and to store exposure frames. The fast processing of such large volumes (1.6 Gbs science and or 0.768 Gbs fine guidance data for 12-bit digitization and 1.09 Gbs for 14-bit digitization) of data using advanced algorithms (based on the up-the-ramp algorithm by Offenberg, Fixsen and Mather) is at the core of this challenge.
The solution to the Destiny requirements is both technically and fiscally feasible. The Destiny EE Subsystem does not require new inventions prior to the design phase. It leverages the HST, JWST and Spitzer EE technologies and heritage in Science Sensors, FGS Sensors, ASICs and ROICs, onboard data processing by using reconfigurable computing (RC) Network and Instrument Sensor Web (ISW) topologies, Fine Thermal Control Sensors, interfaces -such as Spacewire, High-Speed LVDS, Harness radiation protection and large 3 GB SDRAM.
The science focal plane's large array of 8Kx16K or 128M pixel elements are of a proven technology with readout electronics. The science sensors are controlled individually by high-performance small ASICs grouped into packages. Each ASIC package multiplexes digital signals into four powerful processing cores with built-in full redundancy. The FPGA-DSP based cores ingest the ASIC data by a switchable mixed electronics card which conditions the data and prepares it for ingesting by the primary digital card of each processing core. The digital card comprises four FPGAs running the pre-processing and processing functions in firmware. The output of a processing core's digital card is a sequence of packetized sensor frames comprising an operational mode exposure. The processing cores are internally interconnected by Spacewire network interfaces. These packets are networked over Spacewire interfaces to the Instrument Command and Data Handling Unit (ICDH) for compression and CCSDS packets formats encapsulation and forwarded to the Spacecraft SSR over high speed LVDS and Spacewire interfaces. The ASIC/ROICs selection and configuration architecture addresses the signal/noise readout requirements. The instrument flight firmware of FPGA-DSP based RC Cores (nodes) addresses the volumes, rates and computational complexity requirements. The RC hardware compression modules card architecture (assisted by RAD750 and the instrument flight software in the ICDH) implements the required throughput requirements to the spacecraft SSR. Processor and External SDRAM memories must be radiation hardened. Radhard SDRAM-based boards. With 5 1.85Gbs modules per board the SSR is populated with some 100 boards and weighing more than 50 kg. Three Processing Cores, similar to the science focal plane, handle the Guidance Focal Plane sensors' full frame readouts. Ground testbeds will be used for design rapid prototyping and interface validation, system-level performance demonstration and integration and test procedures development. The EE Subsystem also interfaces to the instrument mechanisms control electronics by passing to it the conditioned spacecraft power and for commands and telemetry over a 1553 Bus. It also collects the instrument housekeeping signals and data, and provides thermal control of the focal planes. The flow of analog signal and digital data is organized in packets identifying the data source, the frame boundaries, the frame unit of information -line beginning and end codes for analog signals and heritage packet encapsulation for digital data. The EE Subsystem concept was developed to the DESTINY Program requirements. The ten top-level requirements for the EE Subsystem were presented above. The EE Subsystem architecture is presented in the following Figure 2 and Figure 3 . It depicts the EE Subsystem Architecture; EE Subsystem Boards (primary and redundant) and Boxes' Size, Mass, Power, Data Volumes, Rates and Boxes Placement. The total mass (53.4 kg) and the power (192 W) taking into account the 30% contingency margin on board levels. Masses of the focal planes and focal plane electronics were not included, but estimated as 4.0 kg per focal plane. The DESTINY EE subsystem was then characterized by its most critical components -its data flow of large and fast data streams. It didn't contain any pictures and a well-placed metaphor is worth many pictures. When the Figure 2 was analyzed by the Aerospace Corporation it was found the most representative of the EE subsystem descriptions in the proposal process. The top-level requirements must be understood and the technology to meet them must be asserted in text or pictures allowing for implementation flexibility. References 1-3 provide the instrument science problem definition and mission requirements evolution. 
DESTINY space environment and science top-level requirements
Two Focal Plane Electronics (FPE) Boxes
PING EE SUBSYSTEM FRAMEWORK
The PING EE subsystem framework is structured differently from DESTINY -by describing the functionality of its core cards while for DESTINY we provided its EE subsystem framework by the way of the critical data flow diagram. Table 2 provides the PING data volumes and effective data rates specific to Mars rover computational elements polling each of the prospective 10 instruments each second for a time window of 0.1 seconds for each instrument to respond to the polling command by a data transmission and for a total of 100Mb per sol. This results in effective transmission rate equal to selected interface divided by 10 or 0.8Mbs. In a proposal one of the main component is cost based on instrument size, volume, mass and power, as well as data volume and rates. As much as abstraction is allowed in proposal phase, these must be categorized in order to arrive at cost using cost models. This is why we provided preliminary parameters in the figures.
PING Front End Electronics Card (GRD I/F)
The Front End Electronics (FEE) card performs the following functions:
• Receives science data inputs from the Gamma Ray Detector • Creates event triggers for the Science Data Acquisition Card • Amplifies and converts electrical pulses from the PMT to digitized amplitude data • Sets the thresholds for event detection under control from Science Data Storage Card • Creates test pulses for injection into the signal chain, under amplitude control from Science Data Storage Card and timing control from Science Data Acquisition Card.
PING Data Storage Card
In the event of an inadvertent application of high voltage during ground testing, there is a protection network at the input to the PMT signal preamp. This is followed by the preamp itself, whose output is an analog voltage pulse. The pulse goes through a shaping amplifier, resulting in a higher signal to noise ratio and a signal v(t) with characteristics that are suited to the ability of discriminators, a peak detector, and track-and-hold circuit to process the signal. The circuits for these are identical in form to such circuitry as was used in the Low Energy Matrix Telescope (LEMT), still functioning on board the WIND spacecraft, which was launched in 1994. Digitizes housekeeping data and sends it to Science. The shaped pulse creates a trigger for the FPGA when its amplitude exceeds a Lower Level Discriminator threshold. If the amplitude also exceeds an Upper Level Discriminator threshold, that information is used by the FPGA to reject the event. Thresholds are set by DACs, which are controlled by FPGA #2. These can be the same DAC devices, which were flown in the GLAS instrument (ICESAT1). A peak detector comprised of a constant fraction discriminator, also used in the LEMT, establishes timing for the track-and-hold to capture the peak amplitude of the shaped pulse, as well as timing for the start of digitization by the ADC. Once digitization is complete, the ADC sends an End of Conversion signal to FPGA #1 and waits for the FPGA to collect the data. A Test Pulse Generator is included whose level and timing are controlled by the FPGAs and DAC. This is useful for performing aliveness checks and testing that the discriminator thresholds are providing the desired event acceptance or rejection. Housekeeping data (temperatures, voltage, and current monitors) are multiplexed into a separate ADC. The analog multiplexer and ADC are controlled and read out by FPGA #1. The circuitry for this has ubiquitous heritage, Mercury Laser Altimeter (MESSENGER) and Lunar Orbiting Laser Altimeter (LRO) are two examples.
Digital Electronics Boards (Science and Housekeeping Data Acquisition and Storage) CCA's #1 and #2
The CCA1 and CCA2 perform the following functions -Time stamping. The analog signal v(t), resulting from a GRD event, is digitized by the Front-End-Electronics (FEE) card at 12-bit resolution, and up to 1 MSPS (mega samplesper-second) in diagnostic mode. In science mode, this rate can be reduced to 200 kSPS (kilo samples-per-second). Samples are only generated upon triggering from the FEE, which instructs the FPGA to activate the analog to digital converter (ADC) to acquire the amplitude of v(t) for histogramming. The 12-bit digital value is transferred from the FEE to FPGA Card 1. A 2048-bin histogram is generated using the 11 most significant bits of the 12-bit word as an address into the histogram computation memory. The data at this address is read into a 16-bit register, where it is incremented by 1. The incremented data is then written back to the same address, before a new ADC sample is acquired, and the entire process is repeated over again. The histogram generated resides primarily in this histogram computation RAM, until an integration time is completed. Afterwards, the entire
CCA #1
Receives GRS event trigger Acquires A/D samples Computes histograms of the A/D samples fora) science active mode, b) science passive mode and c) diagnostic mode of 1MHz event-by-event operations GRD and NPG pulse and power control interface Test Pulse Generator control CCA #2 Science data storage Housekeeping data acquisition and storage Rover C&DH interface Power supply control 1 PPS (1 pulse per second from Rover). 
PING EE Subsystem Architecture
Figure 6. PING EE subsystem block diagram
The second FPGA card primarily handles CCSDS packetization of data and communication of science data over the rover interface. In addition, the card handles timing, time-stamping, as well as system synchronization, housekeeping data collection and power supply control. In addition, the second FPGA card drives a series of digitalto-analog converters, which set various analog voltages used for the test-pulse generator and thresholds for the event detection in the FEE signal-conditioning network. Schlumberger will also provide the PNG Proprietary Control IP to interface with the Pulsed Neutron Generator control interface. The Science Data Acquisition Card also controls multiple safety-inhibit switches. The safety inhibits protect the instrument, as well as human life and property. The safety inhibit protects against inadvertent firing of the PNG. Flight heritage for the Digital Electronics Cards is based on the Spacecube v2.0 form factor [5] and baseline the Microsemi RTAX2000 FPGA that has heritage on many NASA missions including, Lunar Reconnaissance Orbiter, Global Precipitation Measurement, Magnetosphere Multiscale (MMS) mission, Soil Moisture Active Passive (SMAP) mission and many others. These do provide the computational platform for all six on-board applications in absence of a CPU and operating system with heritage flight software.
The PING instrument electronics on-board algorithms include: The Instrument Flight System Firmware (IFSF) that controls computational arithmetic and external memories access, Instrument C&DH Firmware, Instrument on-board science application 5 algorithms' firmware and instrument signal and digital controls firmware. The application algorithms are -(1) Histogramming all measurements for science active mode of operations, (2) Histogramming for science passive mode of operations, 3) Even-by-event processing in diagnostic mode with storing huge a large vector of events but on-board processing and analysis of only a small movable window of data without transmission to spacecraft, (4) NPG gamma-ray signature analysis for power control, (5) Communications information formatting and packetization for transmission to the rover over an RS-422 I/F at 8Mbs and within 0.1s transmission window of frames <= 1Mb in length and control of multiple thresholds.
The GSE comprises six simulators ( Figure 5 ) in support of the entire instrument development sequence, using off-the-shelf components and spare flight components for precision timing.
Empirical lessons were the bases for framework segments weight estimates-for PING each IEES board square inch weights approximately 9 grams and for cost modeling -flight segment cost estimate is approximately equal to segment_weight x $1.5M. This cost should be combined with the cost of GSE and its simulator that is approximately $1.5M. Each card depth is assumed as 1.5" with aluminum enclosures having of 0.1" depth wall. For DESTINY the computational weight factors were 700g for a digital board and 900g for an analog board. For cost estimates the cost of an FPGA implementation of an application algorithm was $400K.
CONCLUSIONS
We have described a spaceflight instrument scalable and adaptive electrical and electronics subsystem IAEES conceptual framework by enumerating its components on the precedence of two NASA future flagship missions' instrument proposals, WFIRST and PING. The instrument scientific problem to solve statement, top-level technical requirements to its EE subsystem, the science modes of operation and sensor exposure diagram constitute the framework for the few pages of a proposal EE subsystem section. These are supported by the interleaved figures of block diagrams and data volume and rates table and facilitate a scalable and adaptable implementation.
